Silicon Labs /Series0 /EFM32GG /EFM32GG942F512 /USB /DCFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DCFG

31282724232019161512118743000000000000000000000000000000000000000000DEVSPD0 (NZSTSOUTHSHK)NZSTSOUTHSHK0 (ENA32KHZSUSP)ENA32KHZSUSP0DEVADDR0 (80PCNT)PERFRINT0RESVALID

PERFRINT=80PCNT

Description

Device Configuration Register

Fields

DEVSPD

Device Speed

2 (LS): Low speed (PHY clock is 6 MHz). If you select 6 MHz LS mode, you must do a soft reset.

3 (FS): Full speed (PHY clock is 48 MHz).

NZSTSOUTHSHK

Non-Zero-Length Status OUT Handshake

ENA32KHZSUSP

Enable 32 KHz Suspend mode

DEVADDR

Device Address

PERFRINT

Periodic Frame Interval

0 (80PCNT): 80% of the frame interval.

1 (85PCNT): 85% of the frame interval.

2 (90PCNT): 90% of the frame interval.

3 (95PCNT): 95% of the frame interval.

RESVALID

Resume Validation Period

Links

() ()